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ABSTRACT
Photonic networks-on-chip based on silicon photonics have
been proposed to reduce latency and power consumption in
future chip multi-core processors (CMP). However, high per-
formance CMPs use a shared memory model which generates
large numbers of short messages, creating high arbitration
latency overhead for photonic switching networks. In this
paper we explore techniques which intelligently use informa-
tion from the memory hierarchy to predict communication in
order to setup photonic circuits with reduced or eliminated
arbitration latency. Firstly, we present a switch scheduling
algorithm which arbitrates on a per memory transaction ba-
sis and holds open photonic circuits to exploit temporal lo-
cality. We show that this can reduce the average arbitration
latency overhead by 60% and eliminate arbitration latency
altogether for a significant proportion of memory transac-
tions. We then show how this technique can be applied
to multiple-socket shared memory systems with low latency
and energy consumption penalties. Finally, we present ideas
and initial results to demonstrate that cache miss prediction
could be used to set up photonic circuits for more complex
memory transactions and main memory accesses.
Categories and Subject Descriptors
B.3.2 [Memory Structures]: Design styles—cache mem-
ories, shared memory ; B.4.3 [Input/Output and Data
communications]: Interconnections; C.1.2 [Processor ar-
chitectures]: Multiple Data Stream Architectures (Multi-
processors) —Interconnection architectures
General Terms
Design, Measurement, Performance
Keywords
Photonic interconnection networks; Networks-on-chip; Shared
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memory architectures
1. INTRODUCTION
Photonic networks on chip (NoC) based on advances in
silicon photonics have been widely proposed as one of the so-
lutions to the serious problems of energy consumption and
thermal management in chip multiprocessors (CMP) [1–6]
due to the fundamentally lower power consumption of pho-
tonic communication [7]. In addition, photonic communica-
tion enables high bandwidth end-to-end network paths for
global on-chip paths or for systems spanning multiple chips
without significant power penalties. Figure 1(a) shows a
current typical 4-socket high performance shared memory
server architecture based on [8]. Due to the fundamental dif-
ference between electronic communications for on-chip (wide
buses of small wires) and off-chip (serial transceivers driving
transmission lines), separate networks are used for on-chip
and chip-to-chip communications with the architecture con-
strained by the limitations of the electronic interconnect.
Furthermore, the SERDES used in off-chip communications
consume >20% of total chip power [8]. By contrast, there is
no fundamental difference between photonic on-chip and off-
chip links, allowing us to build single unified low latency pho-
tonic networks, as shown in Figure 1(b), to increase perfor-
mance of shared memory systems spanning multiple chips,
or even boards and racks.
NoCs in current systems consist of electronic crossbars [8]
or meshes [9] relying on multiple hops between sequential el-
ements. However, photonic NoC require end-to-end optical
paths to be set up in advance of communication and the re-
sulting latency overhead of arbitration and control message
transmission between cores and a central switch can be sig-
nificant. Figure 2 shows the sources of latency in a scheduled
photonic switch. Setting up an optical path involves sending
a request to the switch arbiter, performing arbitration and
returning a grant to the requesting port. We label this time
between the transmission of the optical path request and the
actual start of the optical transmission, the arbitration la-
tency. The head latency is the time taken for the head of the
message to be received at the destination port and includes
serialization and deserialization times as well as the time of
flight in the waveguide. Note that head latency also applies
to the request and grant control messages. Synchronisation
latency can be neglected in NoC in which the transmitter
and receiver share the same clock but can be significant in
chip-to-chip networks - we discuss this issue further in the
Figure 1: High performance multi-socket servers (a)
current architecture with NOC and point-to-point
chip-to-chip SERDES links (b) future architecture
with unified switched photonic network.
conclusions. Data serialization latency can be very low if
a broadband switch is used and messages are wavelength
striped to use the high bandwidth of photonic links (high
bit rate and multiple wavelengths per waveguide).
This paper focuses on the question of reducing or elim-
inating arbitration latency. As the majority of traffic in a
shared memory system consists of short (8–256 B) coherence
messages between caches and directory controllers, arbitra-
tion latency can impose a high overhead. Various proposed
schemes for overcoming this latency overhead are reviewed in
Section 2, but all involve an increase in the number of optical
components and/or the complexity of the control plane. In
contrast we explore techniques for eliminating arbitration la-
tency by prediction of communication within shared memory
systems. Prediction already plays a major role in increas-
ing the performance of modern computer architectures, for
example through branch speculation or prefetching in cache
hierarchies. The prediction techniques discussed here could
also be used in electronic networks, but, due to the hop
by hop communication nature of meshes or highly pipelined
crossbars, they will have lower impact than in future silicon
photonic networks.
The rest of the paper is organised as follows: following
the review of previous work in section 2, we describe the
shared memory system assumed in this work and its com-
munication characteristics in section 3. Section 4 reviews
our previous work (first presented in [10]) on the latency
benefits of arbitrating for memory transactions rather than
individual messages and presents new results showing the
performance improvements for multiple socket systems like
the one shown in Figure 1(b). Section 5 takes this concept
a step further by exploring the concept of setting up pho-
Figure 2: Sources of latency in a wavelength division
multiplexed photonic switch.
tonic paths in advance by prediction of cache misses. Initial
results are presented. Finally section 6 discusses the system
implications of these results and further work.
2. PREVIOUS WORK
In this section we review techniques proposed for reduc-
ing control and arbitration latency in photonic computer
networks. Speculative transmission, in which messages are
transmitted before a grant has been received and either
dropped or redirected if there is no path available, has been
proposed, either operating in parallel with a centralized ar-
biter (OSMOSIS [11]) or independently (SPINet [1]). Spec-
ulative transmission forces the use of strict time slots and,
used independently, suffers from reduced maximum through-
put and head of line blocking. High performance speculative
schemes also require the additional complexity of reordering
in the receiver [11, 12]. SPINet [1] also reduced arbitration
latency using a distributed arbitration scheme consisting of
a separate wavelength transmitted with the data to deter-
mine the configuration of each switching stage, whereas,
CORONA used an optical token ring arbitration scheme [2].
The single writer multiple reader (SWMR) topology adopted
by Firefly [4] avoids arbitration altogether by allowing each
node to receive from all other nodes simultaneously, but re-
quires flow control to avoid receiver buffer overflow and a
reservation scheme for acceptable power consumption. Ora-
cle’s Macrochip [3] also avoids arbitration using a wavelength
and space division multiplexed all-to-all network, but suffers
from high serialisation latency compared with wavelength
striped approaches. Both SWMR and all-to-all topologies
require greatly increased number of optical components com-
pared with a basic crossbar. Other architectures reduce the
arbitration overhead by splitting up the network into smaller
photonic switch sections interspersed with optical-electrical-
optical (OEO) conversions to allow electronic buffering, for
example [6] in which routing in the x and y directions of
an optical mesh are handled separately. However, these
schemes reduce the power consumption and latency bene-
fits of introducing photonic networks.
In contrast to the packet switched networks discussed above,
the use of relatively long-lived optical circuits to provide low
latency transmission of long lived flows or large messages has
been investigated in the context of supercomputers [13] and
a torus NoC [5]. In this case it is usually necessary to have
a backup electronic network to carry small messages. For
shared memory systems, the authors have investigated the
concept of setting up long lived circuits ( message length)
between cores which have dense memory sharing require-
ments. Initial results [14] showed that, with ideal circuit
setup decisions made on less than 1 µs time periods, a large
proportion of traffic from PARSEC applications could be
routed onto the circuit switch. However, further investi-
gation has shown that adding background traffic from the
operating system considerably reduces the benefits. In addi-
tion, overall power consumption is dominated by the backup
electronic network, so the power savings from adding the op-
tical circuit switch are proportionally small.
In contrast to the above, this paper discusses techniques
for intelligently setting up optical paths by predicting net-
work communication using information from the memory
hierarchy. For NoCs, various prediction schemes have been
proposed to reduce the latency of the average memory re-
quest. In [15], the need for cache-to-cache transfers are pre-
dicted based upon the program counter, while caches hold-
ing copies of the requested data are predicted using both the
program counter and the requested memory address. In [16]
prediction is used to forward memory addresses to future
readers, thus avoiding L1 misses and the following indirec-
tion to the directory. In [17] a cache coherence protocol
is proposed which forms a hybrid between a directory and
snooping protocol. Coherence messages are forwarded to the
predicted sharers of a block (destination-set) and the home
node. The home node holds a directory structure which
compares the predicted destination set with the actual shar-
ers. While these proposals decrease the latency of memory
request by avoiding unnecessary network transactions, they
do not speedup the messages that still need to travel the
NoC.
Other prediction schemes make decisions based upon events
in the network. In [18] prediction is used to reduce the
setup latency of a hybrid optical circuit/electrical mesh net-
work by using channel prediction in the electrical routers in
combination with lookahead routing. In [19], flow control is
acheived by predicting congestion in the network and hence
controling the injection rate.
3. METHOD
The system we assume for all the results presented in this
paper (see Figure 1(b)) consists of 32 tiles connected using
an optical crossbar. Each tile contains an in-order x86 pro-
cessing core, a private L1 cache (16 kB for instructions,16
kB for data), part of the shared L2 cache (1 MB in total) and
part of the directory. The MESI cache coherence protocol
is used to keep the physically distributed memory coherent.
Coherence messages of 8B for control messages and 72B for
data messages (8B + 64B cacheline) are exchanged between
the tiles over a central optical switch, for example using mi-
croring resonators [20], with 1 optical port per tile. For a
single network-on-chip with a clock frequency of 2 GHz and
a die size of 400 mm2, the worst case optical time of flight
between any two ports communicating over silicon waveg-
uides with neff = 4.2 is less than one clock cycle. Including
serialisation and other circuit delays, we can conservatively
assume a maximum of 2 clock cycles for the head latency and
request/grant tranmission. However, for mutliple chip sys-
tems on a single PCB such as that shown in Figure 1b with
a maximum distance between port and switch of 0.5m com-
municating over polymer waveguides or optical fibre with
neff = 1.5 the head latency would be up to 7 clock cycles.
Trace files, containing all the coherence messages travel-
ling the network, were generated using the cycle accurate,
full system simulator gem5 [21] which is able to boot Linux
and run the PARSEC benchmark suite [22]. This benchmark
suite contains a collection of financial, animation, routing
algorithm, compression, server search and online clustering
algorithms which provide a realistic workload for a CMP.
To remove the effect of the network from the traces, ideal
contention free interconnects were implemented in the sim-
ulation.
The measure of performance in this work is the Average
Memory Access Time (AMAT) which is a good indicator of
systems performance for in-order cores [23]:
AMAT = Hit time + (Miss Rate ×Miss Penalty)
The hit time is defined as the time taken to satisfy a mem-
ory request by a core if the requested memory address is
available in the L1. In the case the block is either not present
or the L1 cache does not have the correct permissions, a miss
occurs. The miss penalty is defined as the time taken to cor-
rect this situation by either fetching the block or obtaining
the permissions needed.
The work presented in this paper exploits the fact that
messages in a shared memory network are generated in se-
quences initiated by transistions in the cache coherence pro-
tocol in response to memory requests from the cores. Fig-
ure 3 shows some examples of coherence message sequences
which commonly occur in the MESI protocol showing ex-
amples of memory transactions which: (b, c) involve just
two tiles and hence can be served by a bidirectional optical
path; (a) involve three or more tiles which require addi-
tional optical paths and (d) involve communications with
main memory. We use knowledge of these transactions to
efficiently set up optical paths (or circuits) between tiles and
main memory.
Figure 4 shows the variation in occurrence and average
latency of coherence message sequences of different lengths.
The length of a message sequence is defined as the number
of messages (transmitted on the NoC) needed to complete
a coherence transaction. The average latency (Figure 4(a))
depends both on the sequence length and whether or not
main memory is involved. The occurrence of each sequence
(Figure 4(b)) differs depending on the communications re-
quirements of individual benchmarks. Figure 4(c) shows the
resulting weighed latency. The latencies of sequences con-
sisting of 5 or more messages might be longer than pictured
as these sequences are often coherence transactions involv-
ing the invalidation of memory addresses shared by multi-
ple caches making the latency determined by the number of
sharers. Figure 4 shows the lower bound where there is only
one other sharer in the system. This figure shows the AMAT
can be reduced by either focussing on the most common se-
quences (with a length of 2 or 3 and no main memory access)
or the sequences with longest latencies (sequences involving
main memory accesses or consisting of 5 or more messages).
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Figure 3: Examples of common coherence message sequences in the MESI protocol (a) CPU A requests store
access to a memory address cached in other L1 caches (b) CPU A requests store access to a memory address
cached only in the L2 (c) CPU A requests load access to a memory address (d) L2 evicts a block which is
cached in a private L1
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Figure 4: (a) Average latency, (b) probability
of occurrence and (c) weighed latency (average
latency×occurrence) for memory transactions. La-
tencies are in clock cycles.
4. ARBITRATION PERMEMORY TRANS-
ACTION
In the discussion of arbitration latency in section 1 we
assumed that each message goes through the request, ar-
bitration and grant process. This would be appropriate for
random and independent messages without temporal or spa-
tial locality. However, in a shared memory coherence net-
work messages are communicated based on the cache coher-
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Figure 5: Arbitration outcomes for PARSEC bench-
marks using the arbitration per memory transaction
algorithm
ence protocol finite state machine as shown in Figure 3. For
transactions involving just two cores such as the examples
in Figure 3 (b), (c) and (d), all the information required to
set up the bidirectional optical paths is available in the Miss
Status Holding Register (MSHR) at the source port. Thus,
arbitration only needs be performed once for the initial re-
quest message, leaving the optical circuits open for subse-
quent messages in the same memory transaction, reducing
latency compared with arbitrating for every message. In
our previous work using this technique [10], we showed that
the arbitration latency overhead for PARSEC benchmarks
running on a single chip 32-core x86 system can be reduced
by between 31.8 % and 70.6 % depending on the distribu-
tion of message sequence lengths and the amount of sharing
between cores in the benchmark.
There are however two drawbacks of keeping circuits open
for extended periods of time: (1) additional energy is con-
sumed in the switches and (2) other communications tar-
geted at either of tiles involved in a memory transaction
must wait until the transaction is complete (whereas if ar-
bitration is taking place per message, the communications
can be interleaved). On the energy question, for a network
with off-chip WDM ”photonic power supplies”, we find that
the power required to keep the optical switches in the on
state [20] is negligible as compared to the power dissipated
on the chip by the external laser source and receiver. Main-
taining the optical circuits for an extended period of time
would therefore only marginally affect the overall energy
consumption. On the question of latency, we showed in [10]
that only a very small proportion of individual messages
have increased latency due to circuit contention. This is be-
cause the PARSEC benchmarks, as with other applications,
load the network very lightly [24]. Given these two points,
it makes sense to hold open circuits for the current memory
transaction to complete. In addition, using the principles
of temporal and spacial locality, it is likely that subsequent
memory transactions will involve the same two cores, so op-
tical circuits can be held open unless another request is made
to either of the cores. Figure 5 shows the variation of the
percentages of memory transactions which benefit from the
circuit remaining open for the different benchmarks consid-
ered together with the percentage experiencing contention.
In the case of vips, 70.1 % of memory transactions ben-
efit from no arbitration overhead latency. The proportion
of messages experiencing contention is <2 % for all bench-
marks. However, for the multiple chip systems shown in
Figure 1b, circuits must be held open for longer to accom-
modate longer time of flight latencies (see Section 3) thus in-
creasing the blocking probability as well as the head latency
of request, grant and data messages. Below, we present
new results quantifying the performance benefits for larger
shared memory systems when keeping circuits open for a
whole transaction, compared with arbitrating for each mes-
sage.
Figure 6 shows that per transaction arbitration has greater
latency benefits in absolute terms for networks with longer
time of flight between tile and switch, although the percent-
age decrease in the average arbitration overhead per message
remains quite constant at 60 % and there is greater variation
between benchmarks. In addition, it can be observed from
the nearly linear relationship between the arbitration over-
head and time of flight that there is no significant increase in
contention due to the increased memory transaction times.
As can be seen from Figure 7, there is a decrease in AMAT
for all values of time of flight when using arbitration per
transaction as compared to arbitration per message. The
effect of the arbitration algorithm is more pronounced in
this analysis by showing that for a time of flight of one clock
cycle, the decrease in the AMAT amounts to only 3.2 % as
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Figure 7: Variation of the average memory access
times with time of flight between tile and switch
compared to a decrease of 14.3 % when the time of flight
is ten clock cycles. The linear relationship suggests again
that contention does not affect the results significantly. As
would be expected, benchmarks such as X264 with high com-
munication requirements benefit more from per transaction
arbitration.
5. PHOTONIC NETWORK SETUP
THROUGHCACHEMISS PREDICTION
The technique described in the previous section reduces
arbitration latency by setting up bidirectional circuits based
on a knowledge of the communications produced by the
MESI protocol. However, arbitration for new circuits can-
not begin until the request has reached the MSHR and more
complex transactions (such as those shown in Figure 3(a)
and (d)) will require two or more arbitrations. Across all
the PARSEC traces studied, 16% of all transactions take
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Figure 8: Operation of the prediction unit and interface with the tile.
place between three or more tiles and transactions involving
main memory access, although relatively rare, have a high
impact on AMAT. In this section, we explore the possibil-
ity of further latency savings through cache miss prediction.
The work in this section is preliminary. The prediction algo-
rithm has only been tested on the blackscholes benchmark.
A first step towards the prediction of exact message se-
quences based upon information from the cache controllers
is the prediction of coherence requests leaving the L1 cache
using a local predictor operated in parallel with the cache
access. If a coherence message is predicted, a path request
will be send out to the central arbiter to setup the required
optical paths before the actual coherence message reaches
the network interface. While this scheme is very easy to im-
plement, the predictor should be faster than the cache access
in order to reduce latency. As L1 caches are geared towards
low latency operation (1–3 clock cycles), we believe using a
predictor to solely setup optical paths for cache coherence
messages leaving L1 caches is suboptimal.
Because of the latency constraints imposed on the L1 pre-
dictor, we wish to be able to predict messages that cannot
be serviced directly by the L2 bank associated with the di-
rectory, for example a cache-to-cache transfer (Figure 3(a))
or a main memory access (Figure 3(d)), based upon the in-
formation in the memory request leaving the CPU. As a first
step, we only predict the existence of such a coherence mes-
sage but not its destination or message type. While the idea
behind this predictor is the same as in the L1 predictor case,
the actual implementation is more complex as the feedback
needed to update the predictor will need to come from a dif-
ferent node. One possibility is piggybacking the outcome of
the prediction on coherence messages traveling to the home
node of the predictor.
The prediction is made based upon the memory address
requested (address based prediction), operating in parallel
with the L1 cache access. The predictor used in this work
(Figure 8) consists of a lookup table (LUT) with N entries
and some peripheral circuits to convert (part of) the address
into a key for the LUT, update the entries in the LUT and
send out circuit setup requests based upon the prediction
that was just made. The lookup table is accessed by hash-
ing a proportion of the requested memory address. Every
entry in the lookup table consists of the state of a 2-bit
counter, the last prediction, a valid bit and in the case of a
set-associative organization a tag. In state 1 and 2 no mes-
sage will be predicted whereas in state 3 and 4 a message
will be predicted. After the prediction the state of the 2-bit
counter will be updated based upon the correctness of the
prediction. The memory address consists of 7 hexadecimal
digits. Using the complete memory address to obtain a key
is inefficient as 256M keys would be possible. Sweeping over
the granularity (number of hexadecimal digits used to ob-
tain the address) shows a higher granularity will result in a
lower percentage of messages for which no optical path was
setup which comes at the cost of a larger LUT as can be
seen in Figure 9.
To find the digits in the memory address that carry most
of the information, we investigated the effect of the start
digit. This is the first digit to be included in the address
hashing. As Figure 9 shows the various bits in the address
do not contain the same information. By carefully choosing
the correct start digit and keeping the granularity the same,
the missed message rate can be reduced by more than 70%.
The three least significant digits of an address (marked in
Figure 9 as start digit 5,6 and 7) do not carry a a lot of
information. This can be explained by the fact the page size
is set to 4KB and so these three digits form the page offset.
Although the size of the LUT is quite large, most of the
entries are never used: for a granularity of 3 digits and higher
less than 30% of the entries are used. This decreases to less
than 0.001 % for a granularity of 6. We can reduce the
size by changing from the directly mapped setup to a set-
associative organization which has a beneficial effect on the
misprediction rate as shown in Figure 10. The LUT size
of the set-associative predictors was set to 256 entries. For
comparison, this is the size of a directly mapped predictor
with a granularity of 2. When evicting one address from
the LUT, this entry will be reset. The start state of the
2-bit saturating counter is state 4 in which a message will
be predicted. By evicting entries from the LUT, the LUT
gets slightly biased towards predicting more messages. In-
creasing the set-associativity will increase the latency of the
predictor though as more entries need to be searched. A
careful trade-off between the latency and size of the predic-
tor will need to be made.
These first results are encouraging: in a directly mapped
Figure 9: Percentage of coherence messages for
which no optical path was predicted.
setup, using a granularity of 4 (resulting in a LUT of 64K en-
tries) and the start digit set to 3, only 16% of the coherence
messages leaving the an L2 bank will not have an optical
path setup in advance. By using a 8-way set-associative
setup with start digit 4 and granularity 4 but a table size
of only 256 entries, the number of unpredicted messages can
be reduced to less than 25%. There is a drawback to this
simplistic predictor though. The number of optical paths
that will be setup but never used is inversely related to the
number of optical paths that will be used by a coherence
message. In some combinations of granularity and associa-
tivity, 70% of setup paths are not used. As the network load
is low, as discussed in Section 4, setting up unused optical
paths is not necessarily a problem but we still wish to reduce
this number by improving the existing predictor.
Further work is required to setup optical paths based upon
these predictions which can be subdivided into two parts.
Firstly the predictor needs to be optimized. The predictor
discussed in this work is able to predict off-chip main mem-
ory accesses or the start of a cache-to-cache transfer. How-
ever, to setup a correct optical path for a cache-to-cache
transfer, the nodes accessed by this transaction need to be
known. To achieve this, a global predictor will be combined
with a local predictor. The local predictor will predict the
cache-to-cache transfer while the global predictor will use in-
formation present in the central arbiter to predict the nodes
that will be addressed in this transaction. The predictor
used is address based but a hybrid predictor that combines
the memory address and the program counter causing the
memory access might give better performance. The distri-
bution of the keys in the LUT needs to be optimized as the
LUT is underutilized. The second step will be the imple-
mentation of these prediction schemes into gem5 [21]. We
have already extended this simulator with optical network
models [25]. By also implementing the predicting schemes
into gem5, we can give more definite answers towards its
effect on the performance of the overall CMP.
6. CONCLUSIONS
In this paper, we have presented techniques that can sig-
nificantly reduce the arbitration latency of photonic net-
works for future shared memory computer systems. Firstly,
we have demonstrated that a switch scheduling algorithm
which arbitrates on a per memory transaction basis and
Figure 10: Effect of associativity on predictor per-
formance with start digit = 4.
holds open photonic circuits to exploit temporal locality can
reduce the average arbitration latency overhead by 60 % and
eliminate arbitration latency altogether for a significant pro-
portion (> 70 % for vips) of memory transactions. We have
also presented ideas and initial results to show that cache
miss prediction could be used to setup photonic circuits for
more complex memory transactions and main memory ac-
cesses.
We have also shown that these techniques work for sys-
tems spanning multiple chips with longer time of flight be-
tween tile and switch. The replacement of separate electonic
NoC and off-chip networks with a single photonic network
has the potential to reduce both latency and energy con-
sumption in multiple socket servers and could enable efficient
larger shared memory systems with increased sockets per
card or spanning multiple cards or racks. Nor is there sig-
nificant power penalty in mutliple chip networks of this kind.
Interfaces between on-chip nanophotonic silicon waveguides
and larger chip-to-chip polymer waveguides or fiber have
been demonstrated with < 0.5 dB loss [26], while polymer
and fibre have considably lower transmission losses than sili-
con waveguides. Employing a separate photonic switch chip
as shown in Figure 1b enables a wider range of switching
technologies to be considered including semiconductor opti-
cal amplifiers (SOA) which can further reduce the processor
chip power disipation [12] while retaining silicon photonic el-
ements for the transmitters and receivers which benefit from
tight integration with the processing tiles. However, for mul-
tiple chip networks, synchronisation latency (see Figure 2)
becomes an important issue as the transmitter and receiver
do not share the same clock and the latency savings from
the prediction algorithms could be negated by the pream-
ble required to recovery the clock at the receiver. Source
synchronous wavelength striped photonic links have been
demonstrated operating at up to 4 Gb/s [27] and due to the
fundamentally lower delay variation in photonic compared
with electronic links [28] may also work at higher bit rates.
As well as the latency and energy consumption benefits,
the larger shared memory systems with photonic intercon-
nect resulting from this work could promote more efficient
programming of emerging applications in big data analysis,
media streaming and other large scale data centre opera-
tions.
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